[1]
T. Suartini, S. L. Harja, and A. Sukandar, “Improvement of a cashing trainer assembly methodology for FPGA development in vocational education students”, JSS, vol. 18, no. 2, pp. 217–228, Oct. 2022.